This website uses cookies

Cookies are small text files that can be used by websites to make a user's experience more secure and to analyze traffic to the site. We use cookies for the following purposes:

- Necessary: Cookies are required to access secure areas of the website and to provide important platform notifications. The site cannot function properly without these cookies
- Statistics: Cookies are used to track device information anonymously to better understand how visitors interact with the website.

This notice applies to the following domains: readytalk.webcasts.com

Fast FPGA Debug for High Reliability and Functional Safety Designs

Date: January 22, 2019 Time: 10:00 AM PST

The size and complexity of FPGA designs are increasing, driving a need for and integrated synthesis and in-system FPGA debug. The addition of error detection and mitigation into FPGA designs that incorporate high reliability and functional safety applications poses an additional problem of how to debug. This webinar introduces Synplify synthesis and its ability to quickly add triple modular redundancy (TMR) to a design.

In addition, this webinar will demonstrate how to use Identify RTL debugger to instrument RTL HDL while still at the RT-Level, debugging the implemented FPGA. Designers are able to designate sample triggers within the standard and TMR portions of the design, navigate the design graphically, and mark signals in the RTL to serve as probes. After synthesis, the results are viewed through a number of options: RTL source code, the HDL Analyst RTL View, and third-party waveform viewer, ensuring RTL-to-implementation equivalence and correct operation of the FPGA design.

FPGA designers will learn how to use Identify RTL debugger to efficiently debug and verify their high reliability and functional safety design in hardware.

headshot
Joe Mallet
Sr. Manager, Product Marketing
Synopsys
headshot
Steven Gercken
Applications Engineer, Staff
Synopsys

Joe Mallett is a Senior Product Marketing Manager for FPGA-based synthesis software tools at Synopsys. He has 20 years of experience in design and implementation in the semiconductor and EDA industries. Before joining Synopsys he was a Sr. Product Marketing Manager at Xilinx Semiconductor where he worked to define and launch FPGA products. He holds a BSEE from Portland State University.

Steve Gercken is an Applications Consultant focused on the FPGA Implementation and Prototyping products at Synopsys. Steve has worked in Electronic Design Automation for 18+ years.  His background includes FPGA/ASIC/board design and system integration. He holds a BSEE from Bucknell University, and an MSEE from Johns Hopkins University.
close log in form button
Log In Now Not Registered?

close register form button
Register Now Already Registered?